Large MIMO systems represents an effective way to transmit reliably at very high data-rate, but their complexity still represents a problem for practical realization. This paper addresses the hardware implementation of a low-complexity and highperformance detector for a 32 × 32 MIMO. It allows to reach very high data rate, up to more than 170 Mbit/s with a 64 QAM with BER 10
INTRODUCTION
MIMO with a large number of Tx/Rx antennas raised a lot of interest in the last years due to the fact that they enable very high data rate, while maintaining reliable communications. In this paper we address an hardware implementation of the likelihood ascent search (LAS) receiver proposed in [1] , for large MIMO systems, with tens of transmit and receive antennas. Large MIMO systems naturally appear in a multi-user environment, where there are many transmitting users and tens of receiving antennas, in the base-station.
The LAS detector concatenated with turbo codes was shown to achieve, in large MIMO settings, near AWGN-SISO performance and to achieve performances within 4.6 dB from theoretical capacity limits. Figure 1 shows the performance using a LAS detector on a 32 × 32 MIMO after the zero forcing (ZF) filter and compares them to ZF filter alone and the ZF filter followed by Lenstra-Lenstra-Lovasz (LLL) reduction. LLL reduction has been shown to allow a full diversity detection at the expense of a very high decoding complexity [2] .
The paper is organized as follow: Section 2 presents a short overview of the LAS algorithm, useful to introduce its hardware implementation. A more detailed description can be found in [1] . Section 3 presents the fixed-point analysis and the architecture of the hardware implementation, while in * The first author performed the work while at Università della Calabria † This work was supported by the STREP project No. IST-026905 (MAS-COT) within the 6th framework program of the European Commission. 
SYSTEM MODEL AND LAS DETECTOR
Practical MIMO systems with n transmitters and n receive antennas can be modeled through the "Block Fading" channel model, where each transmitted word x c with entries from a M 2 -QAM will be affected by an independently varying n × n complex channel matrix H c . Then, the n dimensional received vector can be expressed as:
where n is the additive white Gaussian noise matrix with entries ∼ N c (0, N 0 ). Using a standard technique [3] , we can transform our system into a double-dimensional real one y = Hx + n where y, x, n are real vectors with 2n entries, x entries belong to M -PAM, i.e., x ∈ (M -PAM)
2n
, and H is a 2n × 2n real channel matrix.
The LAS algorithm receives an initial estimate d of x, which can be obtained by means of a ZF or a minimum mean square error (MMSE) filter. Then it generates a sequence of search iterations with a single symbol update, where the likelihood increases monotonically until an absolute or a local minimum is reached.
The minimizing criterion is the ML criterion and the cost function, which is minimized at each iteration, is
is the solution vector at iteration k. The minimization of (1) corresponds to the minimization of:
Starting from the assumption that a one symbol update is only allowed, at iteration k + 1, solution d as:
where e p is a vector whose entries are all zeroes except the p-th one which is one and λ
is an integer set that makes the new solution belong to the solution space (M -PAM)
. Defining the Gram matrix G H T H the difference in the cost function between two iteration can be evaluated through:
) and G p,p is the pth entry on the diagonal of G. Equating the derivative of (4) to 0 we can obtain in closed form the optimum value of λ
where · denotes the closest integer. The selected λ
In order to decide which entry must be updated, (4) is evaluated for each p and λ (k) p,opt and the entry s given by:
and z must be updated for the following iteration, otherwise it means that F(λ (k) s ) = 0, the algorithm has found a local minimum and terminates. The updating function for d is represented by (3), while z can be updated through:
where g s represents the s-th column of matrix G. 
HARDWARE IMPLEMENTATION
This paper addresses an hardware implementation for a 32 × 32 MIMO which leads to a 64 × 64 real channel matrix and a received vector with 64 entries. Furthermore, this implementation is able to adaptively detect 4-/16-/64-QAM symbols. Extension to different dimensions cases is straightforward.
Fixed-point analysis
Fixed point analysis, realized through Monte-Carlo simulation, has evidenced (in particular in 4-QAM constellation) an interesting phenomenon. Figure 2 , where #I indicates the number of bits used for integer part and #F those for fractional, shows that fixed-point implementation of this algorithm not only allows to obtain the same performance of floating-point one, but, with an appropriate choice of the number of bits for the fractional part it is possible to improve performance over the floating-point. This phenomenon can be explained by the fact that this discretization operation forces the algorithm to neglect some local minima, that may make it stop before the absolute minimum is reached. For 4-QAM for 2 bits of fractional part are optimal, while for 16-QAM 3 bits and for 64-QAM 5 bits are the optimum. A total number of 16 bits (11 for integer and 5 for fractional part) is enough to obtain the same performances of the floating-point implementation for 4-/16-/64-QAM.
Architecture
Figure 3(a) represents the overall architecture of the implemented detector. The system is composed of the memory subsystem and the LAS data-path, which realizes the algorithm described in Section (2), whose detailed architecture is depicted in Figure 3 (b).
LAS Data-path
In this algorithm four computing intensive phases may be distinguished. p ) by means of (4); 3. search of the minimum, as in (6); 4. update of z vector through (7).
All these phases, except the third one, are easily parallelizable and this property made the algorithm very attractive, from a hardware point of view, in order to increase the throughput. Assuming that data are provided to the LAS block with the required rate, an almost complete trade-off between throughput and area can be achieved by using a different value of par, i.e. the number of computing chains inside the block (thanks also to the very regular structure of the memory accesses). The only limit to the benefits of the parallelization is represented by the fact that the third of the above-mentioned phases can be effectively realized through the use of a comparator tree and requires for this reason a number of logic levels logarithmic with the number of computing chains. This imposes 2n/par > log 2 (par). In our case 2n = 64 and consequently par < 16. As shown in Figure 3 in our implementation we choose par = 4. Different trade-offs can be achieved by choosing a different value for par.
In the each computing chain the first stage is represented by the evaluation of λ (5), we have to perform a division. Since this is an integer division whose result can be expressed on a small number of bits, we can use a simple fixed-point non-restoring binary division [4] . Our implementation, which enables the selection of λ p,opt , we can take into account some simplifying considerations. Since the terms G p,p on the diagonal of a Gram matrix are positive, from (5) we have sign(λ
and it is easy to anticipate which of the constellation boundary may be violated. In order to bring d (k) p back into the constellation the following rule is used:
Thus:
The selection between λ (k) p,opt and λ (k) p,opt can be made choosing the minimum between the two in absolute value, which is very easy to decide since they have the same sign. The selection between the two requires one more clock cycle so the first stage takes a total of 5 clock cycles to perform its computation.
The second stage is represented by the evaluation of the metric by means of (4). This computation takes 3 clock cycles, one to square the value of λ The metrics produced independently from each computing chain enter the Comparator Tree. This stage, after log 2 (par) levels of comparators produces, the minimum between the par metrics.
The control unit (C.U.) enables the comparison and the storage between the 2n/par metrics that come out from the Comparator Tree. After that all these metrics are compared and the minimum among them F(λ The whole iteration requires 27 clock cycles.
Memory subsystem
The memory subsystem includes three register files containing respectively the diagonal of matrix G, the first solution d and vector z, and one big memory containing the G matrix. All these memories are actually composed of two identical one port memories used in a ping-pong way so that they can be written from the outside while the LAS detector works on another set of data. Furthermore each of them is organized as par smaller memories side by side in order to allow an easy access to read simultaneously par data. Thus "d Mem" is composed of four register files of 16 entries with wordsize of 3 bit (the number of bits required to express symbols in 8-PAM), "z Mem" and "G diag Mem" are composed of four register files of 16 entries with wordsize of 16 bits (the data-path wordsize). The "G matrix Mem", instead, is a big memory with four memories of 1096 entries with wordsize of 16 bits.
This big amount of memory, however could be shared with the memory already present on-board of the chip in order to realize the preprocessing phase which is all the same necessary for any kind of detection.
RESULTS AND CONCLUSIONS
In Figure 4 the average number of iteration performed by the LAS algorithm with different constellation sizes is shown. The right axis indicate the average number of detected word per second with a clock cycle of 100 MHz. In order to obtain the throughput in Mbit/s this number has to be multiplied for the number of bit in each transmitted word which is 64 (respectively 128 and 192) with 4-QAM (respectively 16 and 64-QAM). The area occupation for all the memory subsystem in Table 1 has been obtained by mapping the memory cells onto flip-flops since memory generator was not available. With a proper instantiation using a memory generator the area occupation can be reduced of about a factor 16.
This algorithm seems very well suited in large MIMO systems, in particular in conjunction with an outer channel decoder as turbo etc. These schemes in fact require that the inner system works in the region with a BER of 10 −1.5 -10 −2 so that the outer decoder would be in the waterfall region where it shows its best performances. This detector allows to reach this BER region up to 10 dB before the ZF filter and this implementation shows that its complexity is feasible also in very big systems because it does not require so many resources besides the ones already required by a basic detection through a MMSE or ZF filter. Future work on this algorithm and its implementation will allow to obtain soft-out information to further improve the performances of an outer decoder. The proposed implementation furthermore allows to reach very high data rate, up to more than 170 Mbit/s with a 64 QAM with BER 10 .
